General gate array routing using a k-terminal net routing algorithm with failure prediction

نویسندگان

  • Ed P. Huijbregts
  • Jochen A. G. Jess
چکیده

In this paper a general approach to gate array routing is presented, based on an abstract routing space model. An efficient k–terminal net maze runner is described. It does not partition nets into 2–terminal net routing problems, but solves the problem by simultaneously growing k search waves. It is shown that the explored routing space diminishes when compared to bi–directional routing schemes. Additional routing space restriction is attained by use of variable search space restriction and due to the introduction of a dynamic routing space partitioning method based on the concept of regions. This concept allows us to determine non routable nets or parts of nets in an efficient way. Is is shown that this new partitioning method may be implemented in any maze runner without increasing the complexity of the maze runner algorithm. Result show a decreas of cpu–time up to 35%. Especially in congested routing space the cpu–time decreases significantly.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Multiple Terminal Net Routing Algorithm Using Failure Prediction

A new multiple terminal net maze runner is described that is used in a generic placement and routing system targeted towards prefabricated devices such as gate arrays and Sea–of–Gates gate arrays. Instead of partitioning an n–terminal net into several 2–terminal nets to be routed sequentially, we tackle the routing problem by routing all terminals at once. We show that the explored routing spac...

متن کامل

FAAR: A Router for Field-Programmable Analog Arrays

In this paper, we address the routability and analog performance issues involved in routing for array-based FPAAs that have single-segment horizontal and vertical routing resources. We then present FAAR (Field-programmable Analog Array Router) and describe a routing algorithm developed for the target array-based FPAA architecture. Sequential routing technique is used for routing multi-terminal ...

متن کامل

Global Wire Routing in Two - Dimensional Arrays 1

We examine the problem of routing wires of a VLSI chip, where the pins to be connected are arranged in a regular rectangular array. We obtain tight bounds for the worst-case "channel-width" needed to route an n x n array, and develop provably good heuristics for the general case. Single-turn routings are proved to be near-optimal in the worst-case. A central result of our paper is a "rounding a...

متن کامل

Wiring Space Estimation in Two-Dimensional Arrays

We propose a new global routing area estimation approach for high-performance VLSI and MCMs. The objective is to route nets with minimum density of global cells, producing a four-bend routing for each two-terminal net. A solution to this problem can also be used for quick estimation of necessary wiring space (for standard cell array designs) and difficulty of routing (for gate array designs) in...

متن کامل

Wiring Space Estimation in Two Dimensional Arrays 1

We propose a new global routing area estimation approach for high-performance VLSI and MCMs. The objective is to route nets with minimum density of global cells, producing a two-bend routing for each two-terminal net. A solution to this problem can also be used for quick estimation of necessary wiring space (for standard cell array designs) and diiculty of routing (for gate array designs) in th...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 1  شماره 

صفحات  -

تاریخ انتشار 1993